| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20150406171252.GT6023@sirena.org.uk>
Date: Mon, 6 Apr 2015 18:12:52 +0100
From: Mark Brown <broonie@...nel.org>
To: Aaron Brice <aaron.brice@...asoft.com>
Cc: linux-spi@...r.kernel.org, linux-kernel@...r.kernel.org,
stefan@...er.ch, devicetree@...r.kernel.org
Subject: Re: [PATCH v3 3/3] spi: fsl-dspi: Add ~50ns delay between cs and sck
On Fri, Apr 03, 2015 at 01:39:31PM -0700, Aaron Brice wrote:
> Add delay between chip select and clock signals, before clock starts and
> after clock stops.
Applied, thanks.
Download attachment "signature.asc" of type "application/pgp-signature" (474 bytes)
Powered by blists - more mailing lists