linux-kernel - Re: [PATCH] arm: dts: rk3288: Enable Cortex-A12 HW PMU events

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAD=FV=XNJwz+KOquKPgRrRVSZjJ_YbxzfJFsu=3Qhve7ZjY0dw@mail.gmail.com>
Date:	Tue, 7 Apr 2015 11:28:33 -0700
From:	Doug Anderson <dianders@...omium.org>
To:	Sonny Rao <sonnyrao@...omium.org>
Cc:	Heiko Stuebner <heiko@...ech.de>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"open list:ARM/Rockchip SoC..." <linux-rockchip@...ts.infradead.org>,
	"linux-arm-kernel@...ts.infradead.org" 
	<linux-arm-kernel@...ts.infradead.org>,
	Kever Yang <kever.yang@...k-chips.com>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>
Subject: Re: [PATCH] arm: dts: rk3288: Enable Cortex-A12 HW PMU events

Hi,

On Tue, Apr 7, 2015 at 10:52 AM, Sonny Rao <sonnyrao@...omium.org> wrote:
> This adds the dts node for the PMU with the correct PMUIRQ interrupts
> for each core.
>
> Signed-off-by: Sonny Rao <sonnyrao@...omium.org>
> ---
>  arch/arm/boot/dts/rk3288.dtsi | 8 ++++++++
>  1 file changed, 8 insertions(+)
>
> diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
> index 165968d..8253abb 100644
> --- a/arch/arm/boot/dts/rk3288.dtsi
> +++ b/arch/arm/boot/dts/rk3288.dtsi
> @@ -44,6 +44,14 @@
>                 spi2 = &spi2;
>         };
>
> +       arm-pmu {
> +               compatible = "arm,cortex-a12-pmu";
> +               interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>,
> +                            <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
> +                            <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
> +                            <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
> +       };
> +

As per discussion with Rockchip: these numbers don't actually match
the TRM, but apparently the TRM is wrong.

Since these numbers work and the numbers came from Rockchip:

Reviewed-by: Doug Anderson <dianders@...omium.org>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/