lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <3e178af1.32ea.14ce3ea2991.Coremail.xiechao_mail@163.com>
Date:	Thu, 23 Apr 2015 09:35:16 +0800 (CST)
From:	"Chao Xie" <xiechao_mail@....com>
To:	mturquette@...aro.org
Cc:	sboyd@...eaurora.org, haojian.zhuang@...il.com,
	linux-kernel@...r.kernel.org, "Chao Xie" <chao.xie@...vell.com>
Subject: Re:[PATCH 0/3] clk: mmp: fix and add new clock


hi, Mike


These patches are bug fix and enhancement patches for mmp clock. 


If it does not have any problem, can you help to merge it?


Thanks.



At 2015-04-07 14:17:01, "Chao Xie" <chao.xie@...vell.com> wrote:
>From: Chao Xie <chao.xie@...vell.com>
>
>There are three patches
>First two are fix patches.
>The last one will add the timer clock for pxa168/mmp2/pxa910.
>
>The timer driver will make use of the timer clock.
>
>Chao Xie (3):
>  clk: mmp: add fixed clock UBS_PLL for pxa910/pxa168
>  clk: mmp: Fix the wrong factor table for uart PLL
>  clk: mmp: add timer clock for pxa168/mmp2/pxa910
>
> drivers/clk/mmp/clk-mmp2.c                 |  4 +---
> drivers/clk/mmp/clk-of-mmp2.c              | 10 +++++++---
> drivers/clk/mmp/clk-of-pxa168.c            |  8 ++++++++
> drivers/clk/mmp/clk-of-pxa910.c            | 12 ++++++++++++
> include/dt-bindings/clock/marvell,mmp2.h   |  1 +
> include/dt-bindings/clock/marvell,pxa168.h |  3 +++
> include/dt-bindings/clock/marvell,pxa910.h |  4 ++++
> 7 files changed, 36 insertions(+), 6 deletions(-)
>
>-- 
>1.8.3.2
>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ