| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <CACQ1gAgkhxpHxWSRSQe3WNG7hj+EEyS3Yzsnf7TpHQV35jFhGw@mail.gmail.com> Date: Mon, 27 Apr 2015 08:36:02 +0200 From: Richard Genoud <richard.genoud@...il.com> To: Maxime Ripard <maxime.ripard@...e-electrons.com> Cc: Rob Herring <robh+dt@...nel.org>, "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>, "linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org> Subject: Re: [PATCH] ARM: sunxi: dts: Add A10 uarts pin muxing options 2015-04-26 18:11 GMT+02:00 Maxime Ripard <maxime.ripard@...e-electrons.com>: > Hi Richard, > > On Sun, Apr 26, 2015 at 12:15:38PM +0200, Richard Genoud wrote: >> The A10 has 8 uarts, only uart0 and uart1 where filled. >> This patch adds all the missing uarts(2 to 7) pin muxing to the dtsi. >> >> Signed-off-by: Richard Genoud <richard.genoud@...il.com> > > It's obviously correct, but I'd rather not add new pinctrl nodes that > don't have any users so that it doesn't bloat the DT without any > particular reason. > > Feel free to resubmit this patch if one of these nodes become actually > useful. Ok, I'll resend-it with only the uarts accessible via the cubieboard A10 expansion headers. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists