[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20150519115352.GE17401@codeblueprint.co.uk>
Date: Tue, 19 May 2015 12:53:52 +0100
From: Matt Fleming <matt@...eblueprint.co.uk>
To: Thomas Gleixner <tglx@...utronix.de>
Cc: LKML <linux-kernel@...r.kernel.org>,
Peter Zijlstra <peterz@...radead.org>,
Vikas Shivappa <vikas.shivappa@...ux.intel.com>,
x86@...nel.org, Matt Fleming <matt.fleming@...el.com>,
Will Auld <will.auld@...el.com>,
Kanaka Juvva <kanaka.d.juvva@...el.com>
Subject: Re: [patch 1/6] x86, perf, cqm: Document PQR MSR abuse
On Tue, 19 May, at 12:00:50AM, Thomas Gleixner wrote:
> The cqm code acts like it owns the PQR MSR completely. That's not true
> because only the lower 10 bits are used for CQM. The upper 32bits are
> used for CLass Of Service ID (closid). Document the abuse. Will be
> fixed in a later patch.
>
> Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
> ---
> arch/x86/kernel/cpu/perf_event_intel_cqm.c | 15 +++++++++++++--
> 1 file changed, 13 insertions(+), 2 deletions(-)
Acked-by: Matt Fleming <matt.fleming@...el.com>
--
Matt Fleming, Intel Open Source Technology Center
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists