lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 21 May 2015 18:33:36 +0200 From: Radim Krčmář <rkrcmar@...hat.com> To: Paolo Bonzini <pbonzini@...hat.com> Cc: linux-kernel@...r.kernel.org, kvm@...r.kernel.org, bsd@...hat.com Subject: Re: [PATCH 08/12] KVM: x86: save/load state on SMM switch 2015-05-21 18:21+0200, Paolo Bonzini: > On 21/05/2015 18:20, Radim Krčmář wrote: > > > >> > + set_desc_base(&desc, get_smstate(u32, smbase, offset + 8)); > >> > + set_desc_limit(&desc, get_smstate(u32, smbase, offset + 4)); > >> > + rsm_set_desc_flags(&desc, get_smstate(u32, smbase, offset)); > > (There wan't a layout where this would be right, so we could save the > > shifting of those flags in 64 bit mode. Intel P6 was close, and they > > had only 2 bytes for access right, which means they weren't shifted.) > > Check the AMD architecture manual. I must be blind, is there more than Table 10-2? (And according to ADM manual, we are overwriting GDT and IDT base at offset 0xff88 and 0xff94 with ES and CS data, so it's not the best reference for this case ...) -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists