[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <556DF408.2040003@imgtec.com>
Date: Tue, 2 Jun 2015 11:20:56 -0700
From: Leonid Yegoshin <Leonid.Yegoshin@...tec.com>
To: Luc Van Oostenryck <luc.vanoostenryck@...il.com>,
Paul Burton <paul.burton@...tec.com>
CC: <linux-mips@...ux-mips.org>, <benh@...nel.crashing.org>,
<will.deacon@....com>, <linux-kernel@...r.kernel.org>,
<ralf@...ux-mips.org>, <markos.chandras@...tec.com>,
<macro@...ux-mips.org>, <Steven.Hill@...tec.com>,
<alexander.h.duyck@...hat.com>, <davem@...emloft.net>
Subject: Re: [PATCH 1/3] MIPS: R6: Use lightweight SYNC instruction in smp_*
memory barriers
On 06/02/2015 05:12 AM, Luc Van Oostenryck wrote:
> On Tue, Jun 02, 2015 at 11:08:35AM +0100, Paul Burton wrote:
>
>> I think this would read better as something like:
>>
>> If a processor does not implement the lightweight sync operations then
>> the architecture requires that they interpret the corresponding sync
>> instructions as the typical heavyweight "sync 0". Therefore this
>> should be safe to enable on all CPUs implementing release 2 or
>> later of the MIPS architecture.
>>
> Is it really the case for release 2?
>
> I'm asking because recently I needed to do something similar and I couldn't
> find this garantee in the revision 2.00 of the manual.
Yes. MD00086/MD00084/MD00087 Rev 2.60 are technically MIPS R2. And this
revision explicitly lists optional codes and it has a clear statement:
> Implementations that do not use any of the non-zero values of stype to
> define different barriers, such as ordering bar-
> riers, must make those stype values act the same as stype zero.
(don't blame me that Rev 2.60 is 5 years after initial 2.00, it is still
MIPS R2).
- Leonid.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists