[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20150610172818.GG14071@sirena.org.uk>
Date: Wed, 10 Jun 2015 18:28:18 +0100
From: Mark Brown <broonie@...nel.org>
To: Murali Karicheri <m-karicheri2@...com>
Cc: linux-spi@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v1] spi: davinci: change the lower limit of pre-scale
divider to 1
On Wed, Jun 10, 2015 at 03:23:42AM -0400, Murali Karicheri wrote:
> SPI hardware spec for Keystone specify a lower value of 0 for pre-scale
> divider which determine what max value of spi clock (spi-max-frequency)
> the device can support. This translates to a clock divider of 2. So fix
> the lower limit value used for the boundary check in
> davinci_spi_get_prescale() function to 1 so that a maximum of spi device
> clock rate / 2 is possible to be set for spi-max-frequency.
Applied, thanks.
Download attachment "signature.asc" of type "application/pgp-signature" (474 bytes)
Powered by blists - more mailing lists