[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <55A4E6E9.90307@ti.com>
Date: Tue, 14 Jul 2015 13:39:37 +0300
From: Roger Quadros <rogerq@...com>
To: Tony Lindgren <tony@...mide.com>
CC: <kishon@...com>, <nm@...com>, <nsekhar@...com>, <balbi@...com>,
<grygorii.strashko@...com>, <linux-kernel@...r.kernel.org>,
<linux-omap@...r.kernel.org>
Subject: Re: [PATCH 3/3] ARM: dts: dra7: Add syscon-pllreset syscon to SATA
PHY
On 14/07/15 13:34, Tony Lindgren wrote:
> * Roger Quadros <rogerq@...com> [150512 09:08]:
>> This register is required to be passed to the SATA PHY driver
>> to workaround errata i783 (SATA Lockup After SATA DPLL Unlock/Relock).
>>
>> Signed-off-by: Roger Quadros <rogerq@...com>
>> Signed-off-by: Sekhar Nori <nsekhar@...com>
>> ---
>> arch/arm/boot/dts/dra7.dtsi | 1 +
>> 1 file changed, 1 insertion(+)
>>
>> diff --git a/arch/arm/boot/dts/dra7.dtsi b/arch/arm/boot/dts/dra7.dtsi
>> index f03a091..260f300 100644
>> --- a/arch/arm/boot/dts/dra7.dtsi
>> +++ b/arch/arm/boot/dts/dra7.dtsi
>> @@ -1135,6 +1135,7 @@
>> ctrl-module = <&omap_control_sata>;
>> clocks = <&sys_clkin1>, <&sata_ref_clk>;
>> clock-names = "sysclk", "refclk";
>> + syscon-pllreset = <&dra7_ctrl_core 0x3fc>;
>> #phy-cells = <0>;
>> };
>>
>
> Looks like this one is still pending driver changes, please
> resend when those are resolved. I'll untag this one for now.
I've sent a v2 of this series here
http://thread.gmane.org/gmane.linux.kernel/1967419
cheers,
-roger
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists