[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <55B5FCAB.6000808@ti.com>
Date: Mon, 27 Jul 2015 12:40:59 +0300
From: Roger Quadros <rogerq@...com>
To: Kishon Vijay Abraham I <kishon@...com>,
Tero Kristo <t-kristo@...com>, <tony@...mide.com>
CC: <nm@...com>, <nsekhar@...com>, <balbi@...com>,
<grygorii.strashko@...com>, <linux-omap@...r.kernel.org>,
<linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v3 3/3] ARM: dts: dra7: Add scm_conf1 node and remove
redundant nodes
On 21/07/15 08:11, Kishon Vijay Abraham I wrote:
> Hi,
>
> On Monday 20 July 2015 05:34 PM, Tero Kristo wrote:
>> On 07/17/2015 04:47 PM, Roger Quadros wrote:
>>> scm_conf1 maps the control register address space after the
>>> padconf till the end.
>>>
>>> Fix the scm_conf and pmx_core resource lengths. We need to add
>>> 4 bytes to include the last 32-bit register space.
>>>
>>> Remove the redundant dra7_ctrl_core and dra7_ctrl_general nodes.
>>> They are not used by anyone and no longer needed as they are
>>> covered by scm_conf and scm_conf1.
>>
>> Looks like you are doing three things in this patch, maybe split it up
>> as such?
>>
>>>
>>> Signed-off-by: Roger Quadros <rogerq@...com>
>>> ---
>>> arch/arm/boot/dts/dra7.dtsi | 19 ++++++++-----------
>>> 1 file changed, 8 insertions(+), 11 deletions(-)
>>>
>>> diff --git a/arch/arm/boot/dts/dra7.dtsi b/arch/arm/boot/dts/dra7.dtsi
>>> index 4a0718c..d07c34c 100644
>>> --- a/arch/arm/boot/dts/dra7.dtsi
>>> +++ b/arch/arm/boot/dts/dra7.dtsi
>>> @@ -141,7 +141,7 @@
>>> dra7_pmx_core: pinmux@...0 {
>>> compatible = "ti,dra7-padconf",
>>> "pinctrl-single";
>>> - reg = <0x1400 0x0464>;
>>> + reg = <0x1400 0x0468>;
>>> #address-cells = <1>;
>>> #size-cells = <0>;
>>> #interrupt-cells = <1>;
>>> @@ -149,6 +149,13 @@
>>> pinctrl-single,register-width = <32>;
>>> pinctrl-single,function-mask = <0x3fffffff>;
>>> };
>>> +
>>> + scm_conf1: scm_conf@1 {
>>
>> Should be ... scm_conf@...8?
>>
>> Are there any users for this area anyway? I don't think we should map
>> this area just for fun of it. Mostly it looks like this contains efuse
>> values for OPPs, which should be mapped from the OPP layer, not as a
>> generic syscon.
>
> The last few registers are used for PCIe PHY and I'll be needing it for the
> next version of my patch series.
OK noted. Will exclude the PCIe registers from this region.
cheers,
-roger
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists