[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <A9667DDFB95DB7438FA9D7D576C3D87E0AD82554@SHSMSX104.ccr.corp.intel.com>
Date: Thu, 13 Aug 2015 06:35:41 +0000
From: "Zhang, Yang Z" <yang.z.zhang@...el.com>
To: Paolo Bonzini <pbonzini@...hat.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"kvm@...r.kernel.org" <kvm@...r.kernel.org>
CC: "alex.williamson@...hat.com" <alex.williamson@...hat.com>,
"srutherford@...el.com" <srutherford@...el.com>,
"Gudimetla, Giridhar Kumar" <giridhar.kumar.gudimetla@...el.com>,
"Nakajima, Jun" <jun.nakajima@...el.com>
Subject: RE: [PATCH 1/2] KVM: x86: set TMR when the interrupt is accepted
Zhang, Yang Z wrote on 2015-08-04:
> Paolo Bonzini wrote on 2015-08-04:
>>
>>
>> On 04/08/2015 02:46, Zhang, Yang Z wrote:
>>>> It is a problem for split irqchip, where the EOI exit bitmap can
>>>> be inferred from the IOAPIC routes but the TMR cannot. The
>>>> hardware behavior on the other hand can be implemented purely within the LAPIC.
>>>
>>> So updating the TMR within LAPIC is the only solution to handle it?
>>
>> It's the simplest and the one that makes most sense. Considering
>> that TMR is a pretty obscure feature, it's unlikely that it will be
>> accelerated in the future.
>
> You may be right. It is safe if no future hardware plans to use it.
> Let me check with our hardware team to see whether it will be used or not in future.
After checking with Jun, there is no guarantee that the guest running on another CPU will operate properly if hypervisor modify the vTMR from another CPU. So the hypervisor should not to do it.
>
>>
>> Paolo
>
>
> Best regards,
> Yang
>
Best regards,
Yang
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists