[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <201508171953.23955.marex@denx.de>
Date: Mon, 17 Aug 2015 19:53:23 +0200
From: Marek Vasut <marex@...x.de>
To: linux-mtd@...ts.infradead.org
Cc: Brian Norris <computersforpeace@...il.com>,
Viet Nga Dao <vndao@...era.com>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
Rafał Miłecki <zajec5@...il.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
David Woodhouse <dwmw2@...radead.org>,
Graham Moore <grmoore@...nsource.altera.com>
Subject: Re: [PATCH] [PATCH v4] mtd:spi-nor: Add Altera Quad SPI Driver
On Monday, August 17, 2015 at 06:03:38 PM, Brian Norris wrote:
Hi!
[...]
> > Hi Brian,
> > It is really unfortunate that this controller is not able to read full
> > JEDEC ID. It only can provide 1 byte ID. I did discuss with IP
> > designer about this, but it is really unfortunate that they are not
> > able to fix that issue. Hence it requires software to make changes.
Thanks for CCing me, I assume this is a driver for that "altera_epcq_controller"
which you can synthesise into your FPGA, is that correct? Is there an Hard IP
variant of this controller in the public or is this purely Soft IP?
Also, I cannot find any documentation for this IP block even if I search through
Quartus/QSys, is there any proper documentation available anywhere?
[...]
Best regards,
Marek Vasut
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists