lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 17 Aug 2015 10:01:03 +0900 From: Krzysztof Kozlowski <k.kozlowski@...sung.com> To: Chanwoo Choi <cw00.choi@...sung.com>, s.nawrocki@...sung.com, tomasz.figa@...il.com, kgene@...nel.org Cc: mturquette@...libre.com, sboyd@...eaurora.org, linux-samsung-soc@...r.kernel.org, linux-clk@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org Subject: Re: [PATCH 1/4] clk: samsung: exynos3250: Add UART2 clock On 11.08.2015 12:46, Chanwoo Choi wrote: > This patch add the UART2 clocks (mux, divider, gate) of Exynos3250 SoC. I could not confirm the exact numbers used ("reserved" in my datasheet) but the patch itself looks correct. Assuming that numbers/addresses are good: Reviewed-by: Krzysztof Kozlowski <k.kozlowski@...sung.com> Best regards, Krzysztof > > Cc: Sylwester Nawrocki <s.nawrocki@...sung.com> > Cc: Tomasz Figa <tomasz.figa@...il.com> > Signed-off-by: Chanwoo Choi <cw00.choi@...sung.com> > --- > drivers/clk/samsung/clk-exynos3250.c | 6 ++++++ > include/dt-bindings/clock/exynos3250.h | 6 +++++- > 2 files changed, 11 insertions(+), 1 deletion(-) > -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists