[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1440176164-69546-1-git-send-email-qipeng.zha@intel.com>
Date: Sat, 22 Aug 2015 00:56:03 +0800
From: Qipeng Zha <qipeng.zha@...el.com>
To: linux-kernel@...r.kernel.org
Cc: lee.jones@...aro.org, sameo@...ux.intel.com, fei.yang@...el.com,
huiquan.zhong@...el.com, jason.cj.chen@...el.com,
qi.zheng@...el.com, qipeng.zha@...el.com, samuel.ortiz@...el.com
Subject: [PATCH v5 1/2] mfd: update Intel soc PMIC header file to support Broxton WC PMIC
IRQ control registers of Intel Broxton Whisky Cove PMIC are
separated in two parts, so add secondary IRQ chip.
And the new member of device will be used in PMC IPC regmap APIs.
Signed-off-by: Qipeng Zha <qipeng.zha@...el.com>
---
include/linux/mfd/intel_soc_pmic.h | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/include/linux/mfd/intel_soc_pmic.h b/include/linux/mfd/intel_soc_pmic.h
index abcbfcf..a730f14 100644
--- a/include/linux/mfd/intel_soc_pmic.h
+++ b/include/linux/mfd/intel_soc_pmic.h
@@ -21,10 +21,15 @@
#include <linux/regmap.h>
+#define INIT_REGMAP_IRQ(_irq, _off, _mask) \
+ [_irq] = { .reg_offset = (_off), .mask = (_mask) }
+
struct intel_soc_pmic {
int irq;
struct regmap *regmap;
struct regmap_irq_chip_data *irq_chip_data;
+ struct regmap_irq_chip_data *irq_chip_data_level2;
+ struct device *dev;
};
#endif /* __INTEL_SOC_PMIC_H__ */
--
1.8.3.2
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists