linux-kernel - [PATCH] dts: ipq40xx: Add the global counter node

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Date:	Mon, 24 Aug 2015 15:09:34 +0530
From:	Varadarajan Narayanan <varada@...eaurora.org>
To:	Rob Herring <robh+dt@...nel.org>, Pawel Moll <pawel.moll@....com>,
	Mark Rutland <mark.rutland@....com>,
	Ian Campbell <ijc+devicetree@...lion.org.uk>,
	Kumar Gala <galak@...eaurora.org>,
	Russell King <linux@....linux.org.uk>,
	Varadarajan Narayanan <varada@...eaurora.org>,
	devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
	linux-arm-kernel@...ts.infradead.org
Subject: [PATCH] dts: ipq40xx: Add the global counter node

Adding the dt data for the 56 global counter which supplies
the count to the arm arch timers.

Signed-off-by: Varadarajan Narayanan <varada@...eaurora.org>
---

> Refer http://www.spinics.net/lists/linux-arm-msm/msg16660.html
>
> On Fri, Aug 21, 2015 at 09:21:33AM -0700, Bjorn Andersson
> wrote:
>
> Most of the time when there's a device consuming one
> register it turns out to be part of some larger hw block
> and down the road things get complicated from the fact
> that we mapped 4 bytes in the middle.
>
> Is this part of a larger block? Can we better implement
> that as a simple-mfd or syscon?

It is a part of larger block. However, we are ok with the
default settings of the other registers. In a subsequent
patch we will set a value in this register.

Please let me know if I should still go for mfd/syscon

 Documentation/devicetree/bindings/clock/qca,gcnt.txt | 15 +++++++++++++++
 arch/arm/boot/dts/qcom-ipq40xx.dtsi                  |  5 +++++
 2 files changed, 20 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/clock/qca,gcnt.txt

diff --git a/Documentation/devicetree/bindings/clock/qca,gcnt.txt b/Documentation/devicetree/bindings/clock/qca,gcnt.txt
new file mode 100644
index 0000000..ccffc01
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/qca,gcnt.txt
@@ -0,0 +1,15 @@
+QCA Global Counter
+------------------------------------------------
+Enable 56-bit global counter which supplies the count to the arm arch timers.
+
+Required properties :
+- compatible : "qcom,qca-gcnt"
+
+- reg : shall contain base register location and length
+
+Example:
+
+	counter {
+		compatible = "qcom,qca-gcnt";
+		reg = <0x004a1000 0x4>;
+	};
diff --git a/arch/arm/boot/dts/qcom-ipq40xx.dtsi b/arch/arm/boot/dts/qcom-ipq40xx.dtsi
index f572f38..76c55a3 100644
--- a/arch/arm/boot/dts/qcom-ipq40xx.dtsi
+++ b/arch/arm/boot/dts/qcom-ipq40xx.dtsi
@@ -62,6 +62,11 @@
 			<0x0b002000 0x1000>;
 		};
 
+		counter {
+			compatible = "qcom,qca-gcnt";
+			reg = <0x004a1000 0x4>;
+		};
+
 		timer {
 			compatible = "arm,armv7-timer";
 			interrupts = <1 2 0xf08>,
-- 
1.8.2.1

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/