[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20150915110852.GA2983@ulmo.nvidia.com>
Date: Tue, 15 Sep 2015 13:08:53 +0200
From: Thierry Reding <thierry.reding@...il.com>
To: Mikko Perttunen <mikko.perttunen@...si.fi>
Cc: pdeschrijver@...dia.com, mturquette@...libre.com,
sboyd@...eaurora.org, linux-clk@...r.kernel.org,
linux-tegra@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] clk: tegra: Unlock top rates for Tegra124 DFLL clock
On Tue, Sep 15, 2015 at 12:55:15PM +0300, Mikko Perttunen wrote:
> The new determine_rate prototype allows for clock rates exceeding
> 2^31-1 Hz to be used. Switch the DFLL clock to use determine_rate
> instead of round_rate and unlock the top rates supported by the
> Tegra124.
>
> Signed-off-by: Mikko Perttunen <mikko.perttunen@...si.fi>
> ---
> drivers/clk/tegra/clk-dfll.c | 15 ++++++++-------
> drivers/clk/tegra/cvb.c | 7 -------
> 2 files changed, 8 insertions(+), 14 deletions(-)
I've applied this to the for-4.4/clk branch in the Tegra tree.
Thanks,
Thierry
Download attachment "signature.asc" of type "application/pgp-signature" (820 bytes)
Powered by blists - more mailing lists