linux-kernel - Re: [PATCH v2 00/11] Hi Maxime / Patrice / Srini,

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20150928154701.GT27197@x1>
Date:	Mon, 28 Sep 2015 16:47:01 +0100
From:	Lee Jones <lee.jones@...aro.org>
To:	Peter Griffin <peter.griffin@...aro.org>
Cc:	linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
	maxime.coquelin@...com, patrice.chotard@...com,
	srinivas.kandagatla@...il.com, devicetree@...r.kernel.org
Subject: Re: [PATCH v2 00/11] Hi Maxime / Patrice / Srini,

On Mon, 28 Sep 2015, Lee Jones wrote:

> On Mon, 28 Sep 2015, Peter Griffin wrote:
> 
> > This series makes a series of updates to the stih407 pinctrl groups
> > and makes the upstream kernel more closely aligned in terms of pin
> > configuration to the vendor kernel.
> > 
> > A number of new periphs are added such as spi fsm, nand, cec0, and
> > for others such as SPI the various alternate function pin muxings have
> > been added. Finally for SPI the controller nodes have been updated
> > to have the default pin assignment in the controller node.
> > 
> > Changes since v1:
> >  - Rebase on v4.3-rc3
> >  - Remove some SoBs (Lee)
> >  - Collect up Acks
> > 
> > kind regards,
> > 
> > Peter.
> > 
> > Peter Griffin (11):
> >   ARM: STi: DT: STiH407: Add a cec0 pin definition
> >   ARM: STi: DT: STiH407: Add i2c3 alternate pin configs
> >   ARM: DT: STiH407: Add SPI 3 wire and 4 wire pinctrl configs
> >   ARM: DT: STiH407: Add serial3 pinctrl configuration
> >   ARM: DT: STiH407: Add SPI FSM (NOR Flash) Controller pin config
> >   ARM: DT: STiH407: Add NAND flash controller pin configuration
> >   ARM: DT: STiH407: Add systrace pin configuration
> >   ARM: DT: STiH407: Add SD pinctrl config for mmc0 controller
> >   ARM: DT: STiH407: Add pinconfig for IRB UHF and IRB TX
> >   ARM: DT: STiH407: Add RMII pinctrl support
> >   ARM: STi: STiH407: Add spi default pinctrl groups.
> > 
> >  arch/arm/boot/dts/stih407-family.dtsi  |  14 ++
> >  arch/arm/boot/dts/stih407-pinctrl.dtsi | 378 ++++++++++++++++++++++++++++++++-
> >  2 files changed, 387 insertions(+), 5 deletions(-)
> 
> I'll do this privately, so as not to unnecessarily delay the
> acceptance of the set.

Whoops!  Fingers faster than brain.  Sorry folks.

Maxime,
  Please do not slow up the acceptance of this set due to my comments.

> I'm a big fan of keeping the *-by's in chronological order.  It does
> help to provide an insight to the history of the patch.


-- 
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/