[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <560BECDE.7090405@imgtec.com>
Date: Wed, 30 Sep 2015 15:08:30 +0100
From: Qais Yousef <qais.yousef@...tec.com>
To: Thomas Gleixner <tglx@...utronix.de>
CC: Jiang Liu <jiang.liu@...ux.intel.com>,
<linux-kernel@...r.kernel.org>, <marc.zyngier@....com>,
<jason@...edaemon.net>, <linux-mips@...ux-mips.org>
Subject: Re: [PATCH 0/6] Implement generic IPI support mechanism
On 09/30/2015 03:03 PM, Thomas Gleixner wrote:
> On Wed, 30 Sep 2015, Qais Yousef wrote:
>
>> On 09/29/2015 09:48 PM, Thomas Gleixner wrote:
>>> Now how these hwirqs are allocated is a domain/architecture
>>> specific issue.
>>>
>>> x86 will just find a vector which is available on all target
>>> cpus and mark it as used. That's a single hw irq number.
>>>
>>> mips and others, which implement IPIs as regular hw interrupt
>>> numbers, will allocate a these (consecutive) hw interrupt
>>> numbers either from a reserved region or just from the
>>> regular space. That's a bunch of hw irq numbers and we need
>>> to come up with a proper storage format in the irqdata for
>>> that. That might be
>>>
>>> struct ipi_mapping {
>>> unsigned int nr_hwirqs;
>>> unsigned int cpumap[NR_CPUS];
>>> };
>> Can we use NR_CPUS here? If we run in UP configuration for instance, this will
>> be one. The coprocessor could be outside the NR_CPUS range in general, no?
>>
>> How about
>>
>> struct ipi_mapping {
>> unsigned int nr_hwirqs;
>> unsigned int nr_cpus;
>> unsigned int *cpumap;
>> }
>>
>> where cpumap is dynamically allocated by the controller which has better
>> knowledge about the supported cpu range it can talk to?
> Sure. As I said: 'That might be' ....
>
>
OK thanks. I just wanted to make sure I didn't misunderstand anything.
Will try to send an updated version with all the changes soon.
Thanks,
Qais
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists