[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.11.1510011237580.4500@nanos>
Date: Thu, 1 Oct 2015 13:01:19 +0200 (CEST)
From: Thomas Gleixner <tglx@...utronix.de>
To: Dave Hansen <dave@...1.net>
cc: borntraeger@...ibm.com, x86@...nel.org,
linux-kernel@...r.kernel.org, linux-mm@...ck.org,
dave.hansen@...ux.intel.com
Subject: Re: [PATCH 01/25] x86, fpu: add placeholder for Processor Trace
XSAVE state
On Mon, 28 Sep 2015, Dave Hansen wrote:
> From: Dave Hansen <dave.hansen@...ux.intel.com>
>
> There is an XSAVE state component for Intel Processor Trace. But,
> we do not use it and do not expect to ever use it.
>
> We add a placeholder in the code for it so it is not a mystery and
> also so we do not need an explicit enum initialization for Protection
> Keys in a moment.
>
> Why will we never use it? According to Andi Kleen:
>
> The XSAVE support assumes that there is a single buffer
> for each thread. But perf generally doesn't work this
> way, it usually has only a single perf event per CPU per
> user, and when tracing multiple threads on that CPU it
> inherits perf event buffers between different threads. So
> XSAVE per thread cannot handle this inheritance case
> directly.
>
> Using multiple XSAVE areas (another one per perf event)
> would defeat some of the state caching that the CPUs do.
>
> Signed-off-by: Dave Hansen <dave.hansen@...ux.intel.com>
Reviewed-by: Thomas Gleixner <tglx@...utronix.de>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists