| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1443760941-24307-1-git-send-email-yamada.masahiro@socionext.com>
Date: Fri, 2 Oct 2015 13:42:18 +0900
From: Masahiro Yamada <yamada.masahiro@...ionext.com>
To: linux-arm-kernel@...ts.infradead.org, arm@...nel.org
Cc: Masahiro Yamada <yamada.masahiro@...ionext.com>,
Arnd Bergmann <arnd@...db.de>, Jiri Slaby <jslaby@...e.com>,
Linus Walleij <linus.walleij@...aro.org>,
Kumar Gala <galak@...eaurora.org>,
Jungseung Lee <js07.lee@...il.com>,
Ian Campbell <ijc+devicetree@...lion.org.uk>,
Rob Herring <robh+dt@...nel.org>,
Thomas Gleixner <tglx@...utronix.de>,
Stefan Agner <stefan@...er.ch>,
Pawel Moll <pawel.moll@....com>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Maxime Coquelin <mcoquelin.stm32@...il.com>,
Andrew Morton <akpm@...ux-foundation.org>,
Tomasz Figa <t.figa@...sung.com>, devicetree@...r.kernel.org,
Jiang Liu <jiang.liu@...ux.intel.com>,
Mauro Carvalho Chehab <mchehab@....samsung.com>,
Russell King <linux@....linux.org.uk>,
Marek Szyprowski <m.szyprowski@...sung.com>,
Nathan Lynch <nathan_lynch@...tor.com>,
Kees Cook <keescook@...omium.org>,
Paul Bolle <pebolle@...cali.nl>, linux-kernel@...r.kernel.org,
"David S. Miller" <davem@...emloft.net>,
Joe Perches <joe@...ches.com>,
Tony Lindgren <tony@...mide.com>,
Mark Rutland <mark.rutland@....com>
Subject: [PATCH v5 0/3] ARM: uniphier: add outer cache support and rework SMP operations
Hi Olof,
Now Linux 4.3-rc1 is out, so I am back to this.
1/3: add outer cache support
2/3: rework SMP operations
3/3: add device tree nodes
Because 2/3 highly depends on 1/3, I hope whole of this series
is applied through ARM-SOC tree.
Changes in v5:
- Add __init to __uniphier_cache_set_locked_ways() function
Changes in v4:
- Add more detailed comments to explain why no spin lock is needed
- Add two examples to the binding document
Changes in v3:
- Drop bogus includes
Changes in v2:
- Use pr_fmt() to have pr_<level> are automatically prefixed
- Re-design to initialize the outer cache earlier in init_IRQ()
- Require DT properties such as "cacne-unified", "cache-size",
"cache-sets", "cache-size", "cache-line-size".
- Follow "next-level-cache" property to search further outer caches
Masahiro Yamada (3):
ARM: uniphier: add outer cache support
ARM: uniphier: rework SMP operations to use trampoline code
ARM: dts: uniphier: add outer cache controller nodes
.../bindings/arm/uniphier/cache-uniphier.txt | 60 +++
MAINTAINERS | 2 +
arch/arm/boot/dts/uniphier-ph1-ld4.dtsi | 13 +
arch/arm/boot/dts/uniphier-ph1-pro4.dtsi | 14 +
arch/arm/boot/dts/uniphier-ph1-pro5.dtsi | 27 +
arch/arm/boot/dts/uniphier-ph1-sld3.dtsi | 14 +
arch/arm/boot/dts/uniphier-ph1-sld8.dtsi | 13 +
arch/arm/boot/dts/uniphier-proxstream2.dtsi | 16 +
arch/arm/include/asm/hardware/cache-uniphier.h | 46 ++
arch/arm/kernel/irq.c | 3 +
arch/arm/mach-uniphier/Makefile | 2 +-
arch/arm/mach-uniphier/headsmp.S | 43 ++
arch/arm/mach-uniphier/platsmp.c | 185 +++++--
arch/arm/mm/Kconfig | 10 +
arch/arm/mm/Makefile | 1 +
arch/arm/mm/cache-uniphier.c | 555 +++++++++++++++++++++
16 files changed, 973 insertions(+), 31 deletions(-)
create mode 100644 Documentation/devicetree/bindings/arm/uniphier/cache-uniphier.txt
create mode 100644 arch/arm/include/asm/hardware/cache-uniphier.h
create mode 100644 arch/arm/mach-uniphier/headsmp.S
create mode 100644 arch/arm/mm/cache-uniphier.c
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists