[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1443808606-21203-4-git-send-email-anup.patel@broadcom.com>
Date: Fri, 2 Oct 2015 23:26:44 +0530
From: Anup Patel <anup.patel@...adcom.com>
To: <linux-arm-kernel@...ts.infradead.org>
CC: Rob Herring <robh+dt@...nel.org>, Pawel Moll <pawel.moll@....com>,
"Mark Rutland" <mark.rutland@....com>,
Ian Campbell <ijc+devicetree@...lion.org.uk>,
Kumar Gala <galak@...eaurora.org>,
"Catalin Marinas" <catalin.marinas@....com>,
Will Deacon <will.deacon@....com>,
"David Woodhouse" <dwmw2@...radead.org>,
Brian Norris <computersforpeace@...il.com>,
Ray Jui <rjui@...adcom.com>,
Scott Branden <sbranden@...adcom.com>,
"Florian Fainelli" <f.fainelli@...il.com>,
Pramod KUMAR <pramodku@...adcom.com>,
"Vikram Prakash" <vikramp@...adcom.com>,
Sandeep Tripathy <tripathy@...adcom.com>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-mtd@...ts.infradead.org>,
<bcm-kernel-feedback-list@...adcom.com>,
Anup Patel <anup.patel@...adcom.com>
Subject: [PATCH 3/5] mtd: brcmnand: Optional DT flag to reset IPROC NAND controller
The BRCM NAND controller on NS2 SoC requires a reset to
cleanup previously configured NAND controller state.
This patch adds optional boolean device tree flag named
"brcm,nand-iproc-reset". If this flag is present in NAND
controller DT node then BRCM IPROC NAND driver will reset
the NAND controller before any commands are issued.
Signed-off-by: Anup Patel <anup.patel@...adcom.com>
Reviewed-by: Pramod KUMAR <pramodku@...adcom.com>
Reviewed-by: Ray Jui <rjui@...adcom.com>
Reviewed-by: Scott Branden <sbranden@...adcom.com>
---
drivers/mtd/nand/brcmnand/iproc_nand.c | 19 +++++++++++++++++++
1 file changed, 19 insertions(+)
diff --git a/drivers/mtd/nand/brcmnand/iproc_nand.c b/drivers/mtd/nand/brcmnand/iproc_nand.c
index 683495c..d837207 100644
--- a/drivers/mtd/nand/brcmnand/iproc_nand.c
+++ b/drivers/mtd/nand/brcmnand/iproc_nand.c
@@ -11,6 +11,7 @@
* GNU General Public License for more details.
*/
+#include <linux/delay.h>
#include <linux/device.h>
#include <linux/io.h>
#include <linux/ioport.h>
@@ -35,6 +36,10 @@ struct iproc_nand_soc_priv {
#define IPROC_NAND_APB_LE_MODE BIT(24)
#define IPROC_NAND_INT_CTRL_READ_ENABLE BIT(6)
+#define IPROC_NAND_RESET_OFFSET 0x3f8
+#define IPROC_NAND_RESET_BIT_SHIFT 0
+#define IPROC_NAND_RESET_BIT BIT(IPROC_NAND_RESET_BIT_SHIFT)
+
static bool iproc_nand_intc_ack(struct brcmnand_soc *soc)
{
struct iproc_nand_soc_priv *priv = soc->priv;
@@ -93,6 +98,7 @@ static void iproc_nand_apb_access(struct brcmnand_soc *soc, bool prepare)
static int iproc_nand_probe(struct platform_device *pdev)
{
+ u32 reset;
struct device *dev = &pdev->dev;
struct iproc_nand_soc_priv *priv;
struct brcmnand_soc *soc;
@@ -124,6 +130,19 @@ static int iproc_nand_probe(struct platform_device *pdev)
soc->ctlrdy_set_enabled = iproc_nand_intc_set;
soc->prepare_data_bus = iproc_nand_apb_access;
+ if (of_property_read_bool(dev->of_node, "brcm,nand-iproc-reset")) {
+ /* Put controller in reset and wait 10 usecs */
+ reset = readl(priv->idm_base + IPROC_NAND_RESET_OFFSET);
+ reset |= IPROC_NAND_RESET_BIT;
+ writel(reset, priv->idm_base + IPROC_NAND_RESET_OFFSET);
+ udelay(10);
+ /* Bring controller out of reset and wait 10 usecs */
+ reset = readl(priv->idm_base + IPROC_NAND_RESET_OFFSET);
+ reset &= ~IPROC_NAND_RESET_BIT;
+ writel(reset, priv->idm_base + IPROC_NAND_RESET_OFFSET);
+ udelay(10);
+ }
+
return brcmnand_probe(pdev, soc);
}
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists