lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <20151007155745.GD28981@leverpostej> Date: Wed, 7 Oct 2015 16:57:45 +0100 From: Mark Rutland <mark.rutland@....com> To: Dawei Chien <dawei.chien@...iatek.com> Cc: Viresh Kumar <viresh.kumar@...aro.org>, "Rafael J. Wysocki" <rjw@...ysocki.net>, Rob Herring <robh+dt@...nel.org>, Pawel Moll <pawel.moll@....com>, Ian Campbell <ijc+devicetree@...lion.org.uk>, Kumar Gala <galak@...eaurora.org>, Matthias Brugger <matthias.bgg@...il.com>, Daniel Kurtz <djkurtz@...omium.org>, Sascha Hauer <s.hauer@...gutronix.de>, Daniel Lezcano <daniel.lezcano@...aro.org>, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, linux-pm@...r.kernel.org, linux-mediatek@...ts.infradead.org, srv_heupstream@...iatek.com, Sascha Hauer <kernel@...gutronix.de> Subject: Re: [PATCH v2 1/2] thermal: mediatek: Add cpu power cooling model. On Wed, Oct 07, 2015 at 08:22:40PM +0800, Dawei Chien wrote: > From: "Dawei.Chien" <dawei.chien@...iatek.com> > > This power model is base on Intelligent Power Allocation (IPA) technical, > requires that the operating-points of the CPUs are registered using the > kernel's opp library and the `cpufreq_frequency_table` is assigned to the > `struct device` of the cpu MT8173. > > Signed-off-by: Dawei.Chien <dawei.chien@...iatek.com> > --- > This patch is base on > https://patchwork.kernel.org/patch/7034601/ > --- > drivers/cpufreq/mt8173-cpufreq.c | 97 +++++++++++++++++++++++++++++++++----- > 1 file changed, 86 insertions(+), 11 deletions(-) > > diff --git a/drivers/cpufreq/mt8173-cpufreq.c b/drivers/cpufreq/mt8173-cpufreq.c > index 49caed2..9233ec5 100644 > --- a/drivers/cpufreq/mt8173-cpufreq.c > +++ b/drivers/cpufreq/mt8173-cpufreq.c > @@ -28,7 +28,8 @@ > #define MAX_VOLT_SHIFT (200000) > #define MAX_VOLT_LIMIT (1150000) > #define VOLT_TOL (10000) > - > +#define CAPACITANCE_CA53 (263) > +#define CAPACITANCE_CA57 (530) > /* > * The struct mtk_cpu_dvfs_info holds necessary information for doing CPU DVFS > * on each CPU power/clock domain of Mediatek SoCs. Each CPU cluster in > @@ -51,6 +52,72 @@ struct mtk_cpu_dvfs_info { > bool need_voltage_tracking; > }; > > +struct mtk_cpu_static_power { > + unsigned long voltage; > + unsigned int power; > +}; > + > +/* measured by WA program. */ > +static const struct mtk_cpu_static_power mtk_ca53_static_power[] = { > + {859000, 43}, > + {908000, 52}, > + {983000, 86}, > + {1009000, 123}, > + {1028000, 138}, > + {1083000, 172}, > + {1109000, 180}, > + {1125000, 192}, > +}; > + > +/* measured by WA program. */ > +static const struct mtk_cpu_static_power mtk_ca57_static_power[] = { > + {828000, 72}, > + {867000, 90}, > + {927000, 156}, > + {968000, 181}, > + {1007000, 298}, > + {1049000, 435}, > + {1089000, 533}, > + {1125000, 533}, > +}; This should be described in the DT, rather than necessitating tonnes of these tables in the kernel. Mark. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists