lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.11.1510091609490.6097@nanos>
Date:	Fri, 9 Oct 2015 16:11:42 +0200 (CEST)
From:	Thomas Gleixner <tglx@...utronix.de>
To:	Oleksij Rempel <linux@...pel-privat.de>
cc:	linux-kernel@...r.kernel.org, marc.zyngier@....com,
	jason@...edaemon.net
Subject: Re: [PATCH v5 2/2] ARM: irqchip: mxs: add Alphascale ASM9260
 support

On Mon, 5 Oct 2015, Oleksij Rempel wrote:
> @@ -101,7 +151,14 @@ asmlinkage void __exception_irq_entry icoll_handle_irq(struct pt_regs *regs)
>  static int icoll_irq_domain_map(struct irq_domain *d, unsigned int virq,
>  				irq_hw_number_t hw)
>  {
> -	irq_set_chip_and_handler(virq, &mxs_icoll_chip, handle_level_irq);
> +	struct irq_chip *chip;
> +
> +	if (icoll_priv.type == ICOLL)
> +		chip = &mxs_icoll_chip;
> +	else
> +		chip = &asm9260_icoll_chip;
> +
> +	irq_set_chip_and_handler(virq, chip, handle_level_irq);
>  	set_irq_flags(virq, IRQF_VALID);

This does neither apply on mainline nor on tip/irq/core. Please
prepare your patches against current trees not against something
stale.

Thanks,

	tglx
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ