lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <1445656003-15300-1-git-send-email-ykk@rock-chips.com> Date: Sat, 24 Oct 2015 11:06:37 +0800 From: Yakir Yang <ykk@...k-chips.com> To: Inki Dae <inki.dae@...sung.com>, Andrzej Hajda <a.hajda@...sung.com>, Joonyoung Shim <jy0922.shim@...sung.com>, Seung-Woo Kim <sw0312.kim@...sung.com>, Kyungmin Park <kyungmin.park@...sung.com>, Jingoo Han <jingoohan1@...il.com>, Thierry Reding <treding@...dia.com>, Krzysztof Kozlowski <k.kozlowski@...sung.com>, Rob Herring <robh+dt@...nel.org>, joe@...ches.com, Heiko Stuebner <heiko@...ech.de>, Mark Yao <mark.yao@...k-chips.com> Cc: Russell King <linux@....linux.org.uk>, djkurtz@...omium.org, dianders@...omium.org, Sean Paul <seanpaul@...omium.org>, Kukjin Kim <kgene@...nel.org>, Kumar Gala <galak@...eaurora.org>, emil.l.velikov@...il.com, Ian Campbell <ijc+devicetree@...lion.org.uk>, Gustavo Padovan <gustavo.padovan@...labora.co.uk>, Kishon Vijay Abraham I <kishon@...com>, Pawel Moll <pawel.moll@....com>, ajaynumb@...il.com, robherring2@...il.com, javier@....samsung.com, Andy Yan <andy.yan@...k-chips.com>, Yakir Yang <ykk@...k-chips.com>, dri-devel@...ts.freedesktop.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, linux-samsung-soc@...r.kernel.org, linux-rockchip@...ts.infradead.org, linux-arm-kernel@...ts.infradead.org Subject: [PATCH v7 11/17] Documentation: phy: add document for rockchip dp phy Add dt binding documentation for rockchip display port PHY. Tested-by: Javier Martinez Canillas <javier@....samsung.com> Signed-off-by: Yakir Yang <ykk@...k-chips.com> --- Changes in v7: None Changes in v6: None Changes in v5: - Split binding doc's from driver changes. (Rob) - Update the rockchip,grf explain in document, and correct the clock required elemets in document. (Rob & Heiko) Changes in v4: None Changes in v3: None Changes in v2: None .../devicetree/bindings/phy/rockchip-dp-phy.txt | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt diff --git a/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt b/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt new file mode 100644 index 0000000..505194e --- /dev/null +++ b/Documentation/devicetree/bindings/phy/rockchip-dp-phy.txt @@ -0,0 +1,22 @@ +Rockchip Soc Seroes Display Port PHY +------------------------------------ + +Required properties: +- compatible : should be one of the following supported values: + - "rockchip.rk3288-dp-phy" +- clocks: from common clock binding: handle to dp clock. + of memory mapped region. +- clock-names: from common clock binding: + Required elements: "24m" +- rockchip,grf: phandle to the syscon managing the "general register files" +- #phy-cells : from the generic PHY bindings, must be 0; + +Example: + +edp_phy: edp-phy@...70274 { + compatible = "rockchip,rk3288-dp-phy"; + rockchip,grf = <&grf>; + clocks = <&cru SCLK_EDP_24M>; + clock-names = "24m"; + #phy-cells = <0>; +}; -- 2.1.2 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists