| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <563A25B1.2000201@synopsys.com> Date: Wed, 4 Nov 2015 21:05:13 +0530 From: Vineet Gupta <vgupta@...opsys.com> To: Noam Camus <noamc@...hip.com>, linux-snps-arc@...ts.infradead.org Cc: linux-kernel@...r.kernel.org, talz@...hip.com, gilf@...hip.com, cmetcalf@...hip.com Subject: Re: [PATCH v1 00/20] eznps a new ARC platform On Saturday 31 October 2015 06:45 PM, Noam Camus wrote: > From: Noam Camus <noamc@...hip.com> > > This set introduce new platform to ARC architecture. > Platform name called "eznps" for working with EZchip NPS400 > Network Proccessor. > NPS400 is targeted to service "fast path" network applications. > > NPS400 got mesh of 256 extended ARC cores (AKA CTOP), each core > got 16 HW threats. threads - although it might as well be a thread to others doing network SoC :-) This is basically SMT core where at any point of > time only one HW thread is active. > Each core have HW scheduler that round robin between eligible HW > threads. Totaly, kernel sees 4096 CPUs which I belive is a high record. > There is no cache coherency between cores so generic user applications > and kernel do not use D$. > > Cores got special memory mappings for huge pages (8MB). > Mapping is static and should provide application enough memory without > any "TLB miss". This mapping is on top of TLB mapping. > > This is a basic set that will later be followed with additional > set of patches with all advanced features. > > Many thanks to all people helping to make this happen. > > Regards, > Noam Camus > > Noam Camus (17): > Documentation: Add EZchip vendor to binding list > clocksource: Add NPS400 timers driver > irqchip: add nps Internal and external irqchips > ARC: Set vmalloc size from configuration > ARC: rwlock: disable interrupts in !LLSC variant > ARC: Mark cpu online only after it has executed the per cpu init > hook. > ARC: mm: use generic macros _BITUL() > ARC: add CONFIG_CLKSRC_OF support to time_init() > ARC: [plat-eznps] Add eznps board defconfig and dts > ARC: [plat-eznps] Add eznps platform > ARC: [plat-eznps] Use dedicated user stack top > ARC: [plat-eznps] Use dedicated bitops/atomic/cmpxchg > ARC: [plat-eznps] Use dedicated SMP barriers > ARC: [plat-eznps] Use dedicated identity auxiliary register. > ARC: [plat-eznps] Use dedicated COMMAND_LINE_SIZE > ARC: [plat-eznps] define IPI_IRQ > ARC: Add eznps platform to Kconfig and Makefile > > Tal Zilcer (3): > ARC: Use res_service as entry point for secondaries > ARC: [plat-eznps] Use dedicated cpu_relax() > ARC: [plat-eznps] replace sync with proper cpu barrier > > Documentation/devicetree/bindings/arc/eznps.txt | 7 + > .../interrupt-controller/ezchip,nps400-ic.txt | 17 ++ > .../bindings/timer/ezchip,nps400-timer.txt | 11 + > .../devicetree/bindings/vendor-prefixes.txt | 1 + > MAINTAINERS | 6 + > arch/arc/Kconfig | 9 + > arch/arc/Makefile | 9 + > arch/arc/boot/dts/eznps.dts | 76 ++++++ > arch/arc/configs/nps_defconfig | 85 +++++++ > arch/arc/include/asm/atomic.h | 69 +++++ > arch/arc/include/asm/barrier.h | 8 + > arch/arc/include/asm/bitops.h | 49 ++++ > arch/arc/include/asm/cmpxchg.h | 49 ++++ > arch/arc/include/asm/entry-compact.h | 8 + > arch/arc/include/asm/irq.h | 4 + > arch/arc/include/asm/pgtable.h | 2 +- > arch/arc/include/asm/processor.h | 32 ++- > arch/arc/include/asm/setup.h | 4 + > arch/arc/include/asm/smp.h | 2 +- > arch/arc/include/asm/spinlock.h | 14 + > arch/arc/kernel/ctx_sw.c | 20 ++ > arch/arc/kernel/smp.c | 9 +- > arch/arc/kernel/time.c | 4 + > arch/arc/mm/tlb.c | 12 + > arch/arc/plat-eznps/Kconfig | 34 +++ > arch/arc/plat-eznps/Makefile | 7 + > arch/arc/plat-eznps/entry.S | 76 ++++++ > arch/arc/plat-eznps/include/plat/ctop.h | 265 ++++++++++++++++++++ > arch/arc/plat-eznps/include/plat/mtm.h | 60 +++++ > arch/arc/plat-eznps/include/plat/smp.h | 27 ++ > arch/arc/plat-eznps/mtm.c | 152 +++++++++++ > arch/arc/plat-eznps/platform.c | 40 +++ > arch/arc/plat-eznps/smp.c | 160 ++++++++++++ > drivers/clocksource/Makefile | 1 + > drivers/clocksource/timer-nps.c | 103 ++++++++ > drivers/irqchip/Makefile | 1 + > drivers/irqchip/irq-eznps.c | 222 ++++++++++++++++ > 37 files changed, 1644 insertions(+), 11 deletions(-) > create mode 100644 Documentation/devicetree/bindings/arc/eznps.txt > create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt > create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt > create mode 100644 arch/arc/boot/dts/eznps.dts > create mode 100644 arch/arc/configs/nps_defconfig > create mode 100644 arch/arc/plat-eznps/Kconfig > create mode 100644 arch/arc/plat-eznps/Makefile > create mode 100644 arch/arc/plat-eznps/entry.S > create mode 100644 arch/arc/plat-eznps/include/plat/ctop.h > create mode 100644 arch/arc/plat-eznps/include/plat/mtm.h > create mode 100644 arch/arc/plat-eznps/include/plat/smp.h > create mode 100644 arch/arc/plat-eznps/mtm.c > create mode 100644 arch/arc/plat-eznps/platform.c > create mode 100644 arch/arc/plat-eznps/smp.c > create mode 100644 drivers/clocksource/timer-nps.c > create mode 100644 drivers/irqchip/irq-eznps.c > -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists