| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 19 Nov 2015 00:04:26 -0600 From: Andy Gross <agross@...eaurora.org> To: Stephen Boyd <sboyd@...eaurora.org> Cc: Linus Walleij <linus.walleij@...aro.org>, linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-gpio@...r.kernel.org, "Ivan T. Ivanov" <iivanov@...sol.com>, Bjorn Andersson <bjorn.andersson@...ymobile.com> Subject: Re: [PATCH] pinctrl: qcom: pmic-gpio/mpp: of_irq_count() == npins On Wed, Nov 18, 2015 at 11:33:17AM -0800, Stephen Boyd wrote: > The number of interrupts is always equal to the number of pins > provided by the PMIC gpio and MPP hardware blocks. Count the > number of irqs to figure out the number of pins instead of adding > more compatible strings or doing math on the reg property. This > should make the code more generic and ease the number of changes > we have to make to the driver for each new pmic revision. > > Cc: "Ivan T. Ivanov" <iivanov@...sol.com> > Cc: Bjorn Andersson <bjorn.andersson@...ymobile.com> > Signed-off-by: Stephen Boyd <sboyd@...eaurora.org> > --- This is pretty nice. Reviewed-by: Andy Gross <agross@...eaurora.org> -- Qualcomm Innovation Center, Inc. The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists