lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sun, 29 Nov 2015 11:46:03 +1100 (AEDT) From: Finn Thain <fthain@...egraphics.com.au> To: Ondrej Zary <linux@...nbow-software.org> cc: "James E.J. Bottomley" <JBottomley@...n.com>, Michael Schmitz <schmitzmic@...il.com>, linux-m68k@...r.kernel.org, linux-scsi@...r.kernel.org, linux-kernel@...r.kernel.org Subject: Re: [PATCH 22/71] ncr5380: Eliminate selecting state On Sun, 29 Nov 2015, Ondrej Zary wrote: > > [...] I think that this should solve the problem: > > Yes, it does! > > [ 48.119367] scsi host2: Generic NCR5380/NCR53C400 SCSI, io_port 0x0, n_io_port 0, base 0xd8000, irq 0, can_queue 16, cmd_per_lun 2, sg_tablesize 128, this_id 7, flags { NO_DMA_FIXUP }, options { AUTOPROBE_IRQ PSEUDO_DMA } > [ 49.715388] scsi 2:0:1:0: Direct-Access QUANTUM LP240S GM240S01X 4.6 PQ: 0 ANSI: 2 CCS That still takes about 1.6 seconds to scan a vacant bus ID. It should be more like 0.25 seconds. Did you have the entire patch series applied? The code presently in mainline spins for 500 iterations in the relevant busy-wait loop, with the comment, "8uS a cycle for the cpu access". That doesn't help me much. Does that refer to an ISA bus cycle? Or one iteration of the loop? Electrical conductance? If we knew how many loops_per_jiffy your machine gets, and your CONFIG_HZ value, we could figure out how long a chip register access takes (which might be 8 us). I'll try to figure out a similar timing for my Domex PCI card to see if there is some sort of compromise to be found. -- -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists