[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <1477792.D13Osl928x@diego>
Date: Tue, 01 Dec 2015 19:25:24 +0100
From: Heiko Stübner <heiko@...ech.de>
To: Chris Zhong <zyw@...k-chips.com>
Cc: dianders@...omium.org, Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>, linux-clk@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v4] clk: rockchip: switch PLLs to slow mode before reboot for rk3288
Am Freitag, 27. November 2015, 10:09:30 schrieb Chris Zhong:
> We've been seeing some crashes at reboot test on rk3288-based systems,
> which boards have not reset pin connected to NPOR, they reboot by
> setting 0xfdb9 to RK3288_GLB_SRST_FST register. If the APLL works in
> a high frequency mode, some IPs might hang during soft reset.
> It appears that we can fix the problem by switching to slow mode before
> reboot, just like what we did before suspend.
>
> Signed-off-by: Chris Zhong <zyw@...k-chips.com>
> Reviewed-by: Heiko Stuebner <heiko@...ech.de>
applied to my clock branch for 4.5
Thanks
Heiko
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists