| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1450229853-3886-1-git-send-email-feng.wu@intel.com> Date: Wed, 16 Dec 2015 09:37:31 +0800 From: Feng Wu <feng.wu@...el.com> To: pbonzini@...hat.com, rkrcmar@...hat.com Cc: kvm@...r.kernel.org, linux-kernel@...r.kernel.org, Feng Wu <feng.wu@...el.com> Subject: [PATCH v2 0/2] Add vector-hashing support for lowest-priority interrupts delivery This series add vector-hashing support for lowest-priority interrupts delivery. As an example, modern Intel CPUs in server platform can use this method to handle lowest-priority interrupts. v2: - Add vector-hashing support for non-vt-d PI case - Fix some bugs Radim pointed out in v1 - Use a module parameter to control the vector-hashing mechanism Feng Wu (2): KVM: x86: Use vector-hashing to deliver lowest-priority interrupts KVM: x86: Add lowest-priority support for vt-d posted-interrupts arch/x86/kvm/irq_comm.c | 27 +++++++++-- arch/x86/kvm/lapic.c | 124 ++++++++++++++++++++++++++++++++++++++++++++---- arch/x86/kvm/lapic.h | 4 ++ arch/x86/kvm/vmx.c | 12 ++++- arch/x86/kvm/x86.c | 9 ++++ arch/x86/kvm/x86.h | 1 + 6 files changed, 160 insertions(+), 17 deletions(-) -- 2.1.0 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists