lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:	Wed, 23 Dec 2015 15:58:25 +0530
From:	Ranjit Waghmode <ranjit.waghmode@...inx.com>
To:	<robh+dt@...nel.org>, <pawel.moll@....com>, <mark.rutland@....com>,
	<ijc+devicetree@...lion.org.uk>, <galak@...eaurora.org>,
	<michal.simek@...inx.com>, <soren.brinkmann@...inx.com>,
	<corbet@....net>, <lars@...afoo.de>
CC:	<devicetree@...r.kernel.org>,
	<linux-arm-kernel@...ts.infradead.org>,
	<linux-kernel@...r.kernel.org>, <punnaia@...inx.com>,
	<anirudh@...inx.com>, Ranjit Waghmode <ranjit.waghmode@...inx.com>
Subject: [RFC LINUX PATCH] dt: xilinx: xadc: provision to control clock frequency

This patch adds parameter to the xilinx-xadc node for controlling
clock frequency.

Following are the possible options for user to control the frequency:
	* 00 : 1/2 of clock frequency
	* 01 : 1/4 of clock frequency
	* 10 : 1/8 of clock frequency
	* 11 : 1/16 of clock frequency

So this patch adds parameter tck-rate to set user defined values from
above pool to control the clock frequency.

Signed-off-by: Ranjit Waghmode <ranjit.waghmode@...inx.com>
---
 Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt b/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt
index d71258e..2cabb9b 100644
--- a/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt
+++ b/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt
@@ -20,6 +20,11 @@ Required properties:
 	- clocks: When using the ZYNQ this must be the ZYNQ PCAP clock,
 	  when using the AXI-XADC pcore this must be the clock that provides the
 	  clock to the AXI bus interface of the core.
+	- tck-rate: clock frequency control
+		* 0x0: 1/2  of clock frequency
+		* 0x1: 1/4  of clock frequency
+		* 0x2: 1/8  of clock frequency
+		* 0x3: 1/16 of clock frequency

 Optional properties:
 	- interrupt-parent: phandle to the parent interrupt controller
@@ -79,6 +84,7 @@ Examples:
 		interrupts = <0 7 4>;
 		interrupt-parent = <&gic>;
 		clocks = <&pcap_clk>;
+		tck-rate = <0x3>;

 		xlnx,channels {
 			#address-cells = <1>;
@@ -101,6 +107,7 @@ Examples:
 		interrupts = <0 53 4>;
 		interrupt-parent = <&gic>;
 		clocks = <&fpga1_clk>;
+		tck-rate = <0x3>;

 		xlnx,channels {
 			#address-cells = <1>;
--
2.1.2

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ