lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1451396032-23708-1-git-send-email-zourongrong@gmail.com>
Date:	Tue, 29 Dec 2015 21:33:49 +0800
From:	Rongrong Zou <zourongrong@...il.com>
To:	arnd@...db.de, catalin.marinas@....com, will.deacon@....com
Cc:	benh@...nel.crashing.org, lijianhua@...wei.com,
	lixiancai@...wei.com, linuxarm@...wei.com,
	linux-kernel@...r.kernel.org, minyard@....org,
	gregkh@...uxfoundation.org
Subject: [PATCH v1 0/3] ARM64 LPC: legacy ISA I/O support 

The Low Pin Count bus, is used on IBM-compatible personal computers 
to connect low-bandwidth devices to the CPU, such as the boot ROM, 
"legacy" I/O devices (integrated into a super I/O chip), and Trusted
Platform Module (TPM)."Legacy" I/O devices usually include serial and 
parallel ports, PS/2 keyboard, PS/2 mouse, and floppy disk controller.

Usually LPC controller is part of PCI host bridge, so the legacy ISA
port locate on LPC bus can be accessed directly. But some SoC have
independent LPC controller, and we can access the legacy port by specifying
LPC address cycle. Thus, LPC driver is introduced.

In addition, indirect legacy ISA port I/O is introduced, then we can
hook LPC driver to gereral inb/outb inerface. So the driver of device
attached to the LPC bus need no modification.

Generally, X86 server platform is managemented by BMC, The host 
communicate with the BMC across IPMI(BT/KCS). BT(KCS) use the
legacy ISA port which is located on LPC bus. 

The BMC is required on Hisilicon Hip06 arm64 SoC board too.  

  ____     lpc     ____
 |host|___________|BMC |
 |____|           |____|

Rongrong Zou (3):
  ARM64 LPC: indirect ISA PORT IO introduced
  ARM64 LPC: LPC driver implementation
  ARM64 LPC: update binding doc

 .../devicetree/bindings/arm64/low-pin-count.txt    |  20 ++
 arch/arm64/Kconfig.platforms                       |   5 +-
 arch/arm64/include/asm/io.h                        |  78 ++++++
 arch/arm64/kernel/Makefile                         |   1 +
 arch/arm64/kernel/lpc.c                            | 294 +++++++++++++++++++++
 arch/arm64/kernel/setup.c                          |   5 +
 6 files changed, 402 insertions(+), 1 deletion(-)
 create mode 100644 Documentation/devicetree/bindings/arm64/low-pin-count.txt
 create mode 100644 arch/arm64/kernel/lpc.c

-- 
1.9.1

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ