linux-kernel - Re: [PATCH v14 0/7] fpga area and fpga bridge framework

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-ID: <56937BBE.6090904@gmail.com>
Date:	Mon, 11 Jan 2016 10:54:06 +0100
From:	Jos Huisken <jos.huisken@...il.com>
To:	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v14 0/7] fpga area and fpga bridge framework

On Thu, Dec 10, 2015 at 05:37:04PM -0600, atull@...xxxxxxxxxxxxxxxxxx wrote:
 >
 > For v14 I'm dropping the concept of "simple-fpga-bus" for "fpga-area"
 > with reworked bindings.

Works great (using 4.4rc5)!!
With:
- Pantelis' overlay patches and dtc,
- Walter Goossens' sopcinfo with minor overlay patch
- additional board_info.xml
- and some python scripting using pyfdt
Its -almost- possible to automatically generate a bitfile with 
appropriate overlay devicetree blob.
I only have an issue left w.r.t. phandles, I guess.

Using it now on de0-nano and veek kit.