linux-kernel - Re: [RFC PATCH] Add IPI entry for CPU UP

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAN2waFtHDYB2f80+pv+K82L+Kx=ObETnfW_TXQggNywnRcnEnw@mail.gmail.com>
Date:	Mon, 11 Jan 2016 19:21:32 +0800
From:	Zhaoyang Huang <zhaoyang.huang@...aro.org>
To:	Mark Rutland <mark.rutland@....com>
Cc:	Zhaoyang Huang (黄朝阳) 
	<Zhaoyang.Huang@...eadtrum.com>,
	Catalin Marinas <catalin.marinas@....com>,
	Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
	"will.deacon@....com" <will.deacon@....com>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"hanjun.guo@...aro.org" <hanjun.guo@...aro.org>,
	"suzuki.poulose@....com" <suzuki.poulose@....com>
Subject: Re: [RFC PATCH] Add IPI entry for CPU UP

On 11 January 2016 at 19:03, Mark Rutland <mark.rutland@....com> wrote:
> On Mon, Jan 11, 2016 at 10:55:08AM +0000, Zhaoyang Huang (黄朝阳) wrote:
>>
>> ________________________________________
>> From: Catalin Marinas <catalin.marinas@....com>
>> Sent: Monday, January 11, 2016 6:06 PM
>> To: Lorenzo Pieralisi
>> Cc: Zhaoyang Huang; Zhaoyang Huang (黄朝阳); will.deacon@....com; linux-kernel@...r.kernel.org; hanjun.guo@...aro.org; suzuki.poulose@....com; Mark Rutland
>> Subject: Re: [RFC PATCH] Add IPI entry for CPU UP
>>
>> On Mon, Jan 11, 2016 at 09:59:25AM +0000, Lorenzo Pieralisi wrote:
>> > On Mon, Jan 11, 2016 at 03:10:40PM +0800, Zhaoyang Huang wrote:
>> > > In some ARM SOCs, IPI interrupt is used for hotplug in one cpu, that is,
>> > > sending a IPI to the core in WFI and powerdown status. So Add a IPI
>> > > entry for handle this kind of cpu up interrupt
>> >
>> > On arm64 SOCs, with a mainline kernel, you can only hotplug CPUs out
>> > and back in by using the PSCI firmware interface, which does not
>> > require an IPI to boot a CPU, therefore this patch is useless.
>>
>> I fully agree.
>>
>> BTW, such patches should cc linux-arm-kernel@...ts.infradead.org as well
>> since they are ARM related.
>>
>> Hi both,
>> In fact, this patch is related to the counterpart of the PSCI code in
>> kernel world which you mentioned before. In SPRD's SOC, we have to
>> implement a way of "wakeup" the core in powerdown state, which is to
>> launch a IPI to the dest core.
>
> This is not required with PSCI, which abstracts the wakeup and power
> management behind the CPU_ON call.
>
> The kernel should only have to issue a CPU_ON call, and the firmware
> should do the right thing behind the scenes (e.g. enabling power to the
> core, sending an IPI if necessary).
>
> If the kernel needs to do anything other than issue a CPU_ON call, this
> is not PSCI.
>
>> The reason why we can not accessing power related register to light on
>> the core is the state machine of the PMU will not be safe for this
>> scenario.
>
> I'm not sure I understand.
>
> Which software agent (kernel? firmware?) cannot access this PMU
> register, and why?
>
> What is the problem with the PMU state machine?
>
With regarding to the cpu down, we use a so called "auto power down"
mode, which have the PMU power down the core after it detect WFI
status(in fact, it is the same method for cpu suspend for our SOC). By
using this kind of method of power down, we have to use the method
which I mentioned above for power on. In fact, we have ever used
another method of on/off, which have NOT the issue of launch IPI(we
call it as force shutdown). But it has some stability problem for cpu
on(PC will run out of range. ASIC engineers ask us to switch to auto
mode to solve it)

> Thanks,
> Mark.