| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <1452881845-2368-1-git-send-email-james.hartley@imgtec.com> Date: Fri, 15 Jan 2016 18:17:23 +0000 From: James Hartley <james.hartley@...tec.com> To: Philipp Zabel <p.zabel@...gutronix.de>, <devicetree@...r.kernel.org> CC: <linux-kernel@...r.kernel.org>, Damien Horsley <damien.horsley@...tec.com>, Govindraj Raja <govindraj.raja@...tec.com>, James Hartley <james.hartley@...tec.com> Subject: [PATCH V2 0/2] reset: img: Add pistachio SoC reset support This series provides the reset controller driver and documentation for the pistachio SoC. Further platform support and a device tree will be posted via the MIPS mailing list shortly. These patches are based on linux-next. Changes from V1: - Following feedback from Philipp Zabel, the reset controller node is now inside the cr_periph node which allows syscon to access via parent instead of looking up by phandle. Damien.Horsley (2): reset: img: Add pistachio reset controller binding document reset: img: Add Pistachio reset controller driver .../bindings/reset/img,pistachio-reset.txt | 51 ++++++ drivers/reset/Makefile | 1 + drivers/reset/reset-pistachio.c | 162 ++++++++++++++++++++ .../reset-controller/pistachio-resets.h | 36 +++++ 4 files changed, 250 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/img,pistachio-reset.txt create mode 100644 drivers/reset/reset-pistachio.c create mode 100644 include/dt-bindings/reset-controller/pistachio-resets.h -- 1.7.9.5
Powered by blists - more mailing lists