[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAGb2v671vypQxPcmnWa86ipCgRd0prqeTcTkbH_G+Q+AM71zFQ@mail.gmail.com>
Date: Sat, 23 Jan 2016 18:50:40 +0800
From: Chen-Yu Tsai <wens@...e.org>
To: Maxime Ripard <maxime.ripard@...e-electrons.com>
Cc: Chen-Yu Tsai <wens@...e.org>, Ulf Hansson <ulf.hansson@...aro.org>,
Hans de Goede <hdegoede@...hat.com>,
"linux-mmc@...r.kernel.org" <linux-mmc@...r.kernel.org>,
linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
linux-kernel <linux-kernel@...r.kernel.org>,
linux-sunxi <linux-sunxi@...glegroups.com>
Subject: Re: [PATCH RFC 12/15] ARM: dts: sun9i: Use sun9i specific mmc compatible
On Sat, Jan 23, 2016 at 4:44 AM, Maxime Ripard
<maxime.ripard@...e-electrons.com> wrote:
> On Thu, Jan 21, 2016 at 01:26:39PM +0800, Chen-Yu Tsai wrote:
>> sun9i/A80 MMC controllers have a larger FIFO, and the FIFO DMA
>> trigger levels can be increased. Also, the mmc module clock parent
>> has a higher clock rate, and the sample and output delay phases
>> are different.
>>
>> Signed-off-by: Chen-Yu Tsai <wens@...e.org>
>
> Applied, thanks!
>
> Does that count as a fix, or does the A80 board can safely operate
> without it?
The compatible was added in v4.3, in commit 51424b286067 ("mmc:
sunxi: Fix clk-delay settings").
I've not tested using the old compatibles with 50/52 MHz DDR. They
do work just fine with the transfer modes we already supported.
Either way its been there for a while so i don't see any need to
pick it out as a fix.
ChenYu
Powered by blists - more mailing lists