lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 5 Feb 2016 14:39:23 +0100 From: Linus Walleij <linus.walleij@...aro.org> To: Krzysztof Adamski <k@...ko.eu>, Maxime Ripard <maxime.ripard@...e-electrons.com> Cc: Chen-Yu Tsai <wens@...e.org>, Hans de Goede <hdegoede@...hat.com>, Lee Jones <lee@...nel.org>, Rob Herring <robh@...nel.org>, Jens Kuske <jenskuske@...il.com>, Fabian Frederick <fabf@...net.be>, Vishnu Patekar <vishnupatekar0510@...il.com>, "linux-gpio@...r.kernel.org" <linux-gpio@...r.kernel.org>, "linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, linux-sunxi <linux-sunxi@...glegroups.com> Subject: Re: [PATCH v2] pinctrl: sunxi: H3 requires irq_read_needs_mux On Wed, Feb 3, 2016 at 8:57 AM, Krzysztof Adamski <k@...ko.eu> wrote: > It seems that on H3, just like on A10, when GPIOs are configured as > external interrupt data registers does not contain their value. When > value is read, GPIO function must be temporary switched to input for > reads. > > Signed-off-by: Krzysztof Adamski <k@...ko.eu> 1. Waiting for Maxime's ACK on this patch. 2. Is this a regression that need to go in to fixes? Yours, Linus Walleij
Powered by blists - more mailing lists