[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <56B8AC7D.8060102@arm.com>
Date: Mon, 8 Feb 2016 14:55:57 +0000
From: Marc Zyngier <marc.zyngier@....com>
To: Antoine Tenart <antoine.tenart@...e-electrons.com>,
tglx@...utronix.de, jason@...edaemon.net, tsahee@...apurnalabs.com
Cc: rshitrit@...apurnalabs.com, thomas.petazzoni@...e-electrons.com,
linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 2/6] Documentation: bindings: document the Alpine MSIX
driver
On 08/02/16 09:16, Antoine Tenart wrote:
> Following the addition of the Alpine MSIX driver, this patch adds the
> corresponding bindings documentation.
>
> Signed-off-by: Antoine Tenart <antoine.tenart@...e-electrons.com>
> Signed-off-by: Tsahee Zidenberg <tsahee@...apurnalabs.com>
> ---
> .../interrupt-controller/al,alpine-msix.txt | 22 ++++++++++++++++++++++
> 1 file changed, 22 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/interrupt-controller/al,alpine-msix.txt
>
> diff --git a/Documentation/devicetree/bindings/interrupt-controller/al,alpine-msix.txt b/Documentation/devicetree/bindings/interrupt-controller/al,alpine-msix.txt
> new file mode 100644
> index 000000000000..a77d5a76e8d5
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/interrupt-controller/al,alpine-msix.txt
> @@ -0,0 +1,22 @@
> +Alpine MSIX controller
> +
> +Required properties:
> +
> +- compatible: should be "al,alpine-msix"
> +- reg: physical base address and size of the registers
> +- interrupt-controller: identifies the node as an interrupt controller
> +- msi-controller: identifies the node as an PCI Message Signaled Interrupt
> + controller
> +- al,msi-base-spi: SPI base of the MSI frame
> +- al,msi-num-spis: number of SPIs assigned to the MSI frame
> +
> +Example:
> +
> +msix: msix {
> + compatible = "al,alpine-msix";
> + reg = <0x0 0xfbe00000 0x0 0x100000>;
> + interrupt-controller;
> + msi-controller;
> + al,msi-base-spi = <160>;
> + al,msi-num-spis = <160>;
> +};
>
This example seems to rely on an implicit interrupt-parent. You probably
want to update the example to clarify it.
Thanks,
M.
--
Jazz is not dead. It just smells funny...
Powered by blists - more mailing lists