lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <56BC4FBA.10801@arm.com>
Date:	Thu, 11 Feb 2016 09:09:14 +0000
From:	Marc Zyngier <marc.zyngier@....com>
To:	Jon Hunter <jonathanh@...dia.com>,
	Thomas Gleixner <tglx@...utronix.de>,
	Jason Cooper <jason@...edaemon.net>
Cc:	linux-kernel@...r.kernel.org
Subject: Re: [PATCH 2/2] irqchip/gic: Only set the EOImodeNS bit for the root
 controller

On 09/02/16 15:24, Jon Hunter wrote:
> EOImode1 is only used for the root controller and hence only the root
> controller uses the eoimode1 functions for handling interrupts. However,
> if the root controller supports EOImode1, then the EOImodeNS bit will be
> set for all GICs, enabling EOImode1. This is not what we want and this
> causes interrupts on non-root GICs to only be dropped in priority but
> never deactivated. Therefore, only set the EOImodeNS bit for the root
> controller.
> 
> Signed-off-by: Jon Hunter <jonathanh@...dia.com>

Acked-by: Marc Zyngier <marc.zyngier@....com>

	M.
-- 
Jazz is not dead. It just smells funny...

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ