[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1455152873-30467-1-git-send-email-vikas.shivappa@linux.intel.com>
Date: Wed, 10 Feb 2016 17:07:48 -0800
From: Vikas Shivappa <vikas.shivappa@...ux.intel.com>
To: vikas.shivappa@...el.com
Cc: x86@...nel.org, linux-kernel@...r.kernel.org, hpa@...or.com,
tglx@...utronix.de, vikas.shivappa@...ux.intel.com,
mingo@...nel.org, peterz@...radead.org, ravi.v.shankar@...el.com,
tony.luck@...el.com, fenghua.yu@...el.com,
kanaka.d.juvva@...el.com, h.peter.anvin@...el.com
Subject: [PATCH V4 0/5] x86/mbm : Intel Memory Bandwidth monitoring support
The V4 version of MBM is almost a complete rewrite of the prior
versions. It tries to address all of Thomas earlier
comments.
The patch series has one preparatory patch for cqm and then 4 MBM
patches. *Patches apply on 4.5-rc1*.
Memory bandwitdh monitoring(MBM) provides OS/VMM a way to monitor
bandwidth from one level of cache to another. The current patches
support L3 external bandwitch monitoring.
It supports both 'local bandwidth' and 'total bandwidth' monitoring for
the socket. Local bandwidth measures the amount of data sent through
the memory controller on the socket and total b/w measures the total
system bandwidth.
The tasks are associated with a Resouce Monitoring ID(RMID) just like in
cqm and OS uses a MSR write to indicate the RMID of the task during
scheduling.
[PATCH 1/5] x86,perf/cqm : Fix cqm handling of grouping events into a
[PATCH 2/5] x86/mbm: Intel Memory B/W Monitoring enumeration and init
[PATCH 3/5] x86/mbm: Memory bandwidth monitoring event management
[PATCH 4/5] x86/mbm: RMID Recycling MBM changes
[PATCH 5/5] x86/mbm: Add support for MBM counter overflow handling
Powered by blists - more mailing lists