lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160216224301.2278.88600@quark.deferred.io>
Date:	Tue, 16 Feb 2016 14:43:01 -0800
From:	Michael Turquette <mturquette@...libre.com>
To:	Caesar Wang <wxt@...k-chips.com>,
	"Heiko Stuebner" <heiko@...ech.de>, edubezval@...il.com
Cc:	huangtao@...k-chips.com, linux-pm@...r.kernel.org,
	"Stephen Boyd" <sboyd@...eaurora.org>, zhangqing@...k-chips.com,
	linux-kernel@...r.kernel.org, linux-rockchip@...ts.infradead.org,
	"Dmitry Torokhov" <dmitry.torokhov@...il.com>,
	"Jeffy Chen" <jeffy.chen@...k-chips.com>,
	"Zhang Rui" <rui.zhang@...el.com>, linux-clk@...r.kernel.org,
	linux-arm-kernel@...ts.infradead.org,
	"Caesar Wang" <wxt@...k-chips.com>
Subject: Re: [RESEND PATCH 1/8] clk: rockchip: add id of the tsadc clock found on
 rk3228 SoCs

Quoting Caesar Wang (2016-02-14 23:33:26)
> This patch adds 'SCLK_TSADC' and 'PCLK_TSADC' id found on rk3228 SoCs.
> That will be needed by TSADC controller.
> 
> Signed-off-by: Caesar Wang <wxt@...k-chips.com>

Acked-by: Michael Turquette <mturquette@...libre.com>

> ---
> 
>  include/dt-bindings/clock/rk3228-cru.h | 2 ++
>  1 file changed, 2 insertions(+)
> 
> diff --git a/include/dt-bindings/clock/rk3228-cru.h b/include/dt-bindings/clock/rk3228-cru.h
> index a78dd89..cd2e06b 100644
> --- a/include/dt-bindings/clock/rk3228-cru.h
> +++ b/include/dt-bindings/clock/rk3228-cru.h
> @@ -29,6 +29,7 @@
>  #define SCLK_SDMMC             68
>  #define SCLK_SDIO              69
>  #define SCLK_EMMC              71
> +#define SCLK_TSADC             72
>  #define SCLK_UART0             77
>  #define SCLK_UART1             78
>  #define SCLK_UART2             79
> @@ -68,6 +69,7 @@
>  #define PCLK_UART0             341
>  #define PCLK_UART1             342
>  #define PCLK_UART2             343
> +#define PCLK_TSADC             344
>  #define PCLK_PWM               350
>  #define PCLK_TIMER             353
>  #define PCLK_PERI              363
> -- 
> 1.9.1
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ