lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 16 Feb 2016 09:21:55 +0800 From: Chen Feng <puck.chen@...ilicon.com> To: Lee Jones <lee.jones@...aro.org>, <xuwei5@...ilicon.com> CC: <lgirdwood@...il.com>, <broonie@...nel.org>, <linux-kernel@...r.kernel.org>, <w.f@...wei.com>, <kong.kongxinwei@...ilicon.com>, <haojian.zhuang@...aro.org>, <suzhuangluan@...ilicon.com>, <dan.zhao@...ilicon.com> Subject: Re: [PATCH v8 1/5] mfd: hi655x: Add document for mfd hi665x PMIC Lee, Thanks for your review. On 2016/2/15 16:32, Lee Jones wrote: > On Sun, 14 Feb 2016, Chen Feng wrote: > >> DT bindings for hisilicon hi655x MFD PMIC chip. >> >> Signed-off-by: Chen Feng <puck.chen@...ilicon.com> >> Signed-off-by: Fei Wang <w.f@...wei.com> >> Signed-off-by: Xinwei Kong <kong.kongxinwei@...ilicon.com> >> Reviewed-by: Haojian Zhuang <haojian.zhuang@...aro.org> >> --- >> .../devicetree/bindings/mfd/hisilicon,hi655x.txt | 27 ++++++++++++++++++++++ >> 1 file changed, 27 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt > > For my own reference: > Acked-by: Lee Jones <lee.jones@...aro.org> > Will you merge this into your git-repo? git git://git.kernel.org/pub/scm/linux/kernel/git/lee/mfd.git I saw mark already merged the part of regulator into his git tree. Hi Wei, Could you help merge the DTS part of these patch sets. >> diff --git a/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt >> new file mode 100644 >> index 0000000..0548569 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/mfd/hisilicon,hi655x.txt >> @@ -0,0 +1,27 @@ >> +Hisilicon Hi655x Power Management Integrated Circuit (PMIC) >> + >> +The hardware layout for access PMIC Hi655x from AP SoC Hi6220. >> +Between PMIC Hi655x and Hi6220, the physical signal channel is SSI. >> +We can use memory-mapped I/O to communicate. >> + >> ++----------------+ +-------------+ >> +| | | | >> +| Hi6220 | SSI bus | Hi655x | >> +| |-------------| | >> +| |(REGMAP_MMIO)| | >> ++----------------+ +-------------+ >> + >> +Required properties: >> +- compatible: Should be "hisilicon,hi655x-pmic". >> +- reg: Base address of PMIC on Hi6220 SoC. >> +- interrupt-controller: Hi655x has internal IRQs (has own IRQ domain). >> +- pmic-gpios: The GPIO used by PMIC IRQ. >> + >> +Example: >> + pmic: pmic@...00000 { >> + compatible = "hisilicon,hi655x-pmic"; >> + reg = <0x0 0xf8000000 0x0 0x1000>; >> + interrupt-controller; >> + #interrupt-cells = <2>; >> + pmic-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>; >> + } >
Powered by blists - more mailing lists