lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 18 Feb 2016 17:58:09 +0000 From: Punit Agrawal <punit.agrawal@....com> To: Krzysztof Kozlowski <k.kozlowski@...sung.com> Cc: Kukjin Kim <kgene@...nel.org>, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-samsung-soc@...r.kernel.org, linux-kernel@...r.kernel.org, linux-pm@...r.kernel.org, Lukasz Majewski <l.majewski@...sung.com>, Zhang Rui <rui.zhang@...el.com>, Eduardo Valentin <edubezval@...il.com>, Viresh Kumar <viresh.kumar@...aro.org> Subject: Re: [PATCH v2 1/3] ARM: dts: Add cooling levels for CPUs on exynos5420 Hi Krzysztof, Krzysztof Kozlowski <k.kozlowski@...sung.com> writes: > On Exynos5420 we support 8 cpufreq steps (600-1300 MHz) for LITTLE and > 12 steps for big core (700-1800 MHz). Add respective cooling cells. > > Signed-off-by: Krzysztof Kozlowski <k.kozlowski@...sung.com> > > --- > > Changes since v1: > 1. Add cooling properties to all CPUs (suggested by Viresh). > --- > arch/arm/boot/dts/exynos5420-cpus.dtsi | 24 ++++++++++++++++++++++++ > 1 file changed, 24 insertions(+) > > diff --git a/arch/arm/boot/dts/exynos5420-cpus.dtsi b/arch/arm/boot/dts/exynos5420-cpus.dtsi > index 261d25173f61..5c052d7ff554 100644 > --- a/arch/arm/boot/dts/exynos5420-cpus.dtsi > +++ b/arch/arm/boot/dts/exynos5420-cpus.dtsi > @@ -33,6 +33,9 @@ > clock-frequency = <1800000000>; > cci-control-port = <&cci_control1>; > operating-points-v2 = <&cluster_a15_opp_table>; > + cooling-min-level = <0>; > + cooling-max-level = <11>; Although the above two properties are defined they aren't parsed in the kernel. Setting min / max extents for cooling devices via cooling maps does work though. [...]
Powered by blists - more mailing lists