lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 18 Feb 2016 01:47:40 +0000 From: Jason Cooper <jason@...edaemon.net> To: Paul Burton <paul.burton@...tec.com> Cc: linux-mips@...ux-mips.org, Ralf Baechle <ralf@...ux-mips.org>, Marc Zyngier <marc.zyngier@....com>, Thomas Gleixner <tglx@...utronix.de>, linux-kernel@...r.kernel.org Subject: Re: [PATCH 07/15] irqchip: mips-gic: Use HW IDs for VPE_OTHER_ADDR On Wed, Feb 03, 2016 at 03:15:27AM +0000, Paul Burton wrote: > The Linux CPU number doesn't necessarily match up with the ID used for a > VP by hardware. Convert the CPU number to the HW ID using mips_cm_vp_id > when writing to the VP(E)_OTHER_ADDR register in order to ensure that we > correctly access registers for the VPs of secondary cores. This most > notably affects systems using CM3, such as those based around I6400. > > Signed-off-by: Paul Burton <paul.burton@...tec.com> > --- > > drivers/irqchip/irq-mips-gic.c | 14 +++++++++----- > 1 file changed, 9 insertions(+), 5 deletions(-) Note: standard subject line for irqchip is 'irqchip/mips-gic: [A-Z]...' with that small change, Acked-by: Jason Cooper <jason@...edaemon.net> thx, Jason.
Powered by blists - more mailing lists