[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <80377ECBC5453840BA8C7155328B5377013662F6@RTITMBSV03.realtek.com.tw>
Date: Thu, 25 Feb 2016 05:48:58 +0000
From: Hau <hau@...ltek.com>
To: Francois Romieu <romieu@...zoreil.com>
CC: "netdev@...r.kernel.org" <netdev@...r.kernel.org>,
nic_swsd <nic_swsd@...ltek.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH net v4] r8169:fix "rtl_counters_cond == 1 (loop: 1000, delay: 10)" log spam.
> Fine with me.
>
> Is there any chance for the set of chipset dependent registers that are safe to
> be read when in D3 state to be documented ?
>
I think except registers in PCI configuration, all other registers should be read in D0 state.
------Please consider the environment before printing this e-mail.
Powered by blists - more mailing lists