[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20160226152051.GM4777@e104818-lin.cambridge.arm.com>
Date: Fri, 26 Feb 2016 15:20:51 +0000
From: Catalin Marinas <catalin.marinas@....com>
To: David Daney <ddaney.cavm@...il.com>
Cc: Will Deacon <will.deacon@....com>,
linux-arm-kernel@...ts.infradead.org,
Mark Rutland <mark.rutland@....com>,
Marc Zyngier <marc.zyngier@....com>,
David Daney <david.daney@...ium.com>,
linux-kernel@...r.kernel.org, Andrew Pinski <apinski@...ium.com>
Subject: Re: [PATCH v4] arm64: Add workaround for Cavium erratum 27456
On Wed, Feb 24, 2016 at 05:44:57PM -0800, David Daney wrote:
> From: Andrew Pinski <apinski@...ium.com>
>
> On ThunderX T88 pass 1.x through 2.1 parts, broadcast TLBI
> instructions may cause the icache to become corrupted if it contains
> data for a non-current ASID.
>
> This patch implements the workaround (which invalidates the local
> icache when switching the mm) by using code patching.
>
> Signed-off-by: Andrew Pinski <apinski@...ium.com>
> Signed-off-by: David Daney <david.daney@...ium.com>
> Reviewed-by: Will Deacon <will.deacon@....com>
Applied. Thanks.
--
Catalin
Powered by blists - more mailing lists