[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <1456799879-14711-1-git-send-email-paul.burton@imgtec.com>
Date: Tue, 1 Mar 2016 02:37:55 +0000
From: Paul Burton <paul.burton@...tec.com>
To: <linux-mips@...ux-mips.org>
CC: Paul Burton <paul.burton@...tec.com>,
Lars Persson <lars.persson@...s.com>,
"Steven J. Hill" <Steven.Hill@...tec.com>,
"Huacai Chen" <chenhc@...ote.com>,
David Daney <david.daney@...ium.com>,
"Aneesh Kumar K.V" <aneesh.kumar@...ux.vnet.ibm.com>,
<linux-kernel@...r.kernel.org>,
Jerome Marchand <jmarchan@...hat.com>,
Ralf Baechle <ralf@...ux-mips.org>,
"Kirill A. Shutemov" <kirill.shutemov@...ux.intel.com>,
Andrew Morton <akpm@...ux-foundation.org>
Subject: [PATCH 0/4] MIPS cache & highmem fixes
This series fixes up a few issues with our current cache maintenance
code, some specific to highmem & some not. It fixes an issue with icache
corruption seen on the pistachio SoC & Ci40, and icache corruption seen
using highmem on MIPS Malta boards with a P5600 CPU.
Applies atop v4.5-rc6. It would be great to squeeze these in for v4.5,
but I recognise it's quite late in the cycle & this brokenness has been
around for a while so won't object to v4.6.
Thanks,
Paul
Paul Burton (4):
MIPS: Flush dcache for flush_kernel_dcache_page
MIPS: Flush highmem pages in __flush_dcache_page
MIPS: Handle highmem pages in __update_cache
MIPS: Sync icache & dcache in set_pte_at
arch/mips/include/asm/cacheflush.h | 7 +------
arch/mips/include/asm/pgtable.h | 26 +++++++++++++++++++-----
arch/mips/mm/cache.c | 41 +++++++++++++++++++-------------------
3 files changed, 43 insertions(+), 31 deletions(-)
--
2.7.1
Powered by blists - more mailing lists