[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160302170823.GA486@ulmo.nvidia.com>
Date: Wed, 2 Mar 2016 18:08:23 +0100
From: Thierry Reding <thierry.reding@...il.com>
To: Alexandre Courbot <acourbot@...dia.com>
Cc: Terje Bergström <tbergstrom@...dia.com>,
Stephen Warren <swarren@...dotorg.org>,
linux-tegra@...r.kernel.org, linux-kernel@...r.kernel.org,
gnurou@...il.com
Subject: Re: [PATCH v4 1/2] gpu: host1x: Set DMA mask
On Fri, Feb 26, 2016 at 06:06:52PM +0900, Alexandre Courbot wrote:
> The default DMA mask covers a 32 bits address range, but host1x devices
> can address a larger range on TK1 and TX1. Set the DMA mask to the range
> addressable when we use the IOMMU to prevent the use of bounce buffers.
>
> Signed-off-by: Alexandre Courbot <acourbot@...dia.com>
> ---
> Change since v3:
> - Use the IOMMU-addressable range (when IOMMU is available) for each host1x
> variation. This ensures that we can cover all physical memory while remaining
> conservative if IOMMU is not used.
> - Set the DMA range on the host1x device itself so all its childs inherit from it
>
> drivers/gpu/host1x/dev.c | 7 +++++++
> drivers/gpu/host1x/dev.h | 1 +
> 2 files changed, 8 insertions(+)
I think this could still be better, but what I have in mind is much more
involved and this does fix the issue with a minimum amount of code, so I
have applied this for now.
Thierry
Download attachment "signature.asc" of type "application/pgp-signature" (820 bytes)
Powered by blists - more mailing lists