lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <56DE87D7.7060205@linux.intel.com>
Date:	Tue, 8 Mar 2016 16:05:43 +0800
From:	"Fu, Zhonghui" <zhonghui.fu@...ux.intel.com>
To:	Wolfram Sang <wsa@...-dreams.de>,
	Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
Cc:	Jarkko Nikula <jarkko.nikula@...ux.intel.com>,
	Mika Westerberg <mika.westerberg@...ux.intel.com>,
	linux-i2c@...r.kernel.org,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v2] i2c/designware: enable i2c controller to
 suspend/resume asynchronously



On 2/1/2016 11:54 PM, Wolfram Sang wrote:
>>>> device may be completed in separate kernel thread. PM core ensures
>>>> all power state transition dependency between devices. This patch
> I'd like an Ack on that from a PM maintainer, because I think chips like
> PMICs are special and might not be covered by the generic case...
>
>> Besides that we have to be really aware about DMA power related fix
>> introduced in v4.5-rc1 in acpi_lpss.c [1]. So, I would like to see a
>> wide testing especially on Intel Baytrail / Braswell platforms before
>> enabling it.
> And this one, too.
Because of long leave, so sorry for very late reply.

I agree with you. Need more investigation and test for this patch before enabling it.


Thanks,
Zhonghui
>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ