[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-id: <56F3D416.3070701@samsung.com>
Date: Thu, 24 Mar 2016 12:48:38 +0100
From: Sylwester Nawrocki <s.nawrocki@...sung.com>
To: Marek Szyprowski <m.szyprowski@...sung.com>
Cc: linux-kernel@...r.kernel.org, linux-samsung-soc@...r.kernel.org,
Kishon Vijay Abraham I <kishon@...com>,
Inki Dae <inki.dae@...sung.com>,
Krzysztof Kozlowski <k.kozlowski@...sung.com>,
Bartlomiej Zolnierkiewicz <b.zolnierkie@...sung.com>
Subject: Re: [PATCH 2/3] phy: exynos-mipi-video: Rewrite handling of phy
registers
On 03/23/2016 12:09 PM, Marek Szyprowski wrote:
> Controlling Exynos MIPI DPHY is done by handling 2 registers: one for
> phy reset and one for enabling it. This patch moves definitions of those
> 2 registers to speparate exynos_mipi_phy_desc structure, which can be
> defined separately for each PHY for each supported hardware variant.
> This code rewrite is needed to add support for newer Exynos SoCs, which
> have MIPI PHY related registers at different offsets or even different
> register regions.
>
> Signed-off-by: Marek Szyprowski <m.szyprowski@...sung.com>
I've tested this patch series on Trats2 and an exynos5433 based
board and it seems to be all working well.
Acked-by: Sylwester Nawrocki <s.nawrocki@...sung.com>
--
Thanks,
Sylwester
Powered by blists - more mailing lists