lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <56FCC3FF.7080901@ti.com>
Date:	Thu, 31 Mar 2016 09:30:23 +0300
From:	Tero Kristo <t-kristo@...com>
To:	Tony Lindgren <tony@...mide.com>, Keerthy <j-keerthy@...com>
CC:	<linux-omap@...r.kernel.org>, <devicetree@...r.kernel.org>,
	<linux-arm-kernel@...ts.infradead.org>,
	<linux-kernel@...r.kernel.org>, <robh+dt@...nel.org>,
	<galak@...eaurora.org>, <mark.rutland@....com>,
	Lokesh Vutla <lokeshvutla@...com>
Subject: Re: [PATCH v2] ARM: dts: dra7: Correct clock tree for sys_32k_ck

On 03/31/2016 12:32 AM, Tony Lindgren wrote:
> * Tony Lindgren <tony@...mide.com> [160330 14:19]:
>> * Keerthy <j-keerthy@...com> [160314 05:04]:
>>> This is w.r.t J6/J6eco: 32clk is pseudo (erratum i856) - clock source.
>>> Errata i856 for the AM572x (DRA7xx) points out that the 32.768KHz external
>>> crystal is not enabled at power up. Instead the CPU falls back to using
>>> an emulation for the 32KHz clock which is SYSCLK1/610.  SYSCLK1 is usually
>>> 20MHz on boards so far (which gives an emulated frequency of 32.786KHz)
>>
>> Thanks applying into omap-for-v4.6/fixes.
>
> Actually let's wait a review from Tero on this one, not sure
> about the pseudo clock naming here. So dropping for now.

The patch is fine for me, I didn't comment anything before as I thought 
you already applied it.

Acked-by: Tero Kristo <t-kristo@...com>

>
> Regards,
>
> Tony
>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ